TSPRESCALE=en_0b00
ITM Trace Control Register
ITMENA | Enable ITM. This is the master enable, and must be set before ITM Stimulus and Trace Enable registers can be written. |
TSENA | Enables differential timestamps. Differential timestamps are emitted when a packet is written to the FIFO with a non-zero timestamp counter, and when the timestamp counter overflows. Timestamps are emitted during idle times after a fixed number of two million cycles. This provides a time reference for packets and inter-packet gaps. If SWOENA (bit [4]) is set, timestamps are triggered by activity on the internal trace bus only. In this case there is no regular timestamp output when the ITM is idle. |
SYNCENA | Enables sync packets for TPIU. |
DWTENA | Enables the DWT stimulus. |
SWOENA | Enables asynchronous clocking of the timestamp counter. |
TSPRESCALE | TSPrescale Timestamp prescaler. 0 (en_0b00): no prescaling 1 (en_0b01): divide by 4 2 (en_0b10): divide by 16 3 (en_0b11): divide by 64 |
ATBID | ATB ID for CoreSight system. |
BUSY | Set when ITM events present and being drained. |